



STP11NM60 - STP11NM60FP STB11NM60 - STB11NM60-1

N-CHANNEL 600V - 0.4Ω-11A TO-220/TO-220FP/D²PAK/I²PAK
MDmesh™ Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STP11NM60	600 V	< 0.45 Ω	11 A
STP11NM60FP	600 V	< 0.45 Ω	11 A
STB11NM60	600 V	< 0.45 Ω	11 A
STB11NM60-1	600 V	< 0.45 Ω	11 A

- TYPICAL R_{DS(on)} = 0.4Ω
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE

DESCRIPTION

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.


APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		STP(B)11NM60(-1)	STP11NM60FP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600	600	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	600	600	V
V _{GS}	Gate- source Voltage	±30	±30	V
I _D	Drain Current (continuous) at T _C = 25°C	11	11 (*)	A
I _D	Drain Current (continuous) at T _C = 100°C	7	7 (*)	A
I _{DM} (•)	Drain Current (pulsed)	44	44 (*)	A
P _{TOT}	Total Dissipation at T _C = 25°C	160	35	W
	Derating Factor	1.28	0.28	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	15		V/ns
V _{ISO}	Insulation Winthstand Voltage (DC)	--	2500	V
T _{stg}	Storage Temperature		-65 to 150	°C
T _j	Max. Operating Junction Temperature		150	°C

(•)Pulse width limited by safe operating area
August 2002



INTERNAL SCHEMATIC DIAGRAM



(*)Limited only by maximum temperature allowed
(1)I_{SD}<11A, di/dt<400A/μs, V_{DD}<V_{(BR)DSS}, T_J<T_{JMAX}

STP11NM60 / STP11NM60FP / STB11NM60 / STB11NM60-1

THERMAL DATA

		TO-220/D²PAK/I²PAK	TO-220FP	
Rthj-case	Thermal Resistance Junction-case	Max	0.78	3.57 °C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	62.5	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose		300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	5.5	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	350	mJ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	600			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			10	μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±30V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	3	4	5	V
R _{DSS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 5.5A		0.4	0.45	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} > I _{D(on)} × R _{DSS(on)max} , I _D = 5.5A		5.2		S
C _{iss}	Input Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		1000		pF
C _{oss}	Output Capacitance			230		pF
C _{rss}	Reverse Transfer Capacitance			25		pF
C _{oss eq. (2)}	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 480V		100		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.6		Ω

1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.

2. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 300V, I_D = 5.5A$		20		ns
t_r	Rise Time	$R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		20		ns
Q_g	Total Gate Charge	$V_{DD} = 400V, I_D = 11A,$		30		nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10V$		10		nC
Q_{gd}	Gate-Drain Charge			15		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 400V, I_D = 11A,$		6		ns
t_f	Fall Time	$R_G = 4.7\Omega, V_{GS} = 10V$		11		ns
t_c	Cross-over Time	(see test circuit, Figure 5)		19		ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				11	A
$I_{SDM}(2)$	Source-drain Current (pulsed)				44	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 11A, V_{GS} = 0$			1.5	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 11A, dI/dt = 100A/\mu s,$		390		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100V, T_j = 25^\circ C$		3.8		μC
I_{rrm}	Reverse Recovery Current	(see test circuit, Figure 5)		19.5		A
t_{rr}	Reverse Recovery Time	$I_{SD} = 11A, dI/dt = 100A/\mu s,$		570		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100V, T_j = 150^\circ C$		5.7		μC
I_{rrm}	Reverse Recovery Current	(see test circuit, Figure 5)		20		A


Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.

Safe Operating Area for TO-220/D2PAK/I2PAK




Safe Operating Area for TO-220FP




STP11NM60 / STP11NM60FP / STB11NM60 / STB11NM60-1


Thermal Impedance for TO-220/D2PAK/I2PAK




Thermal Impedance for TO-220FP




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



STP11NM60 / STP11NM60FP / STB11NM60 / STB11NM60-1

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times

